# SiT2025

## AEC-Q100, High Frequency, Single-Chip, One-Output Clock Generator



#### **Features**

- AEC-Q100 with extended temperature range (-55°C to 125°C)
- Frequencies between 115.2 MHz and 137 MHz accurate to 6 decimal points
- 100% pin-to-pin drop-in replacement to guartz-based XO
- Excellent total frequency stability as low as ±25 ppm
- Industry best G-sensitivity of 0.1 PPB/G
- LVCMOS/LVTTL compatible output
- 5-pin SOT23-5 package: 2.9 x 2.8 mm x mm
- RoHS and REACH compliant, Pb-free, Halogen-free and Antimony-free

## **Applications**

- Automotive, extreme temperature and other high-rel electronics
- Infotainment systems, collision detection devices, and in-vehicle networking
- Power train control







## **Electrical Specifications**

## Table 1. Electrical Characteristics<sup>[1, 2]</sup>

| Parameters                            | Symbol  | Min.   | Тур.         | Max.          | Unit         | Condition                                                                                               |  |
|---------------------------------------|---------|--------|--------------|---------------|--------------|---------------------------------------------------------------------------------------------------------|--|
|                                       |         |        | F            | requency R    | lange        | •                                                                                                       |  |
| Output Frequency Range                | f       | 115.20 | -            | 137           | MHz          | Refer to Table 14 and Table 15 for the exact list of supported frequencies                              |  |
|                                       |         |        | Freque       | ncy Stability | y and Aging  |                                                                                                         |  |
| Frequency Stability                   | F_stab  | -25    | -            | +25           | ppm          | Inclusive of Initial tolerance at 25°C, 1st year aging at 25°C, and                                     |  |
|                                       |         | -30    | -            | +30           | ppm          | variations over operating temperature, rated power supply voltage and load (15 pF ± 10%).               |  |
|                                       |         | -50    | -            | +50           | ppm          | voltage and load (13 pr ± 10 %).                                                                        |  |
|                                       |         |        | Operati      | ng Tempera    | ature Range  |                                                                                                         |  |
| Operating Temperature Range (ambient) | T_use   | -40    | -            | +105          | °C           | Extended Industrial, AEC-Q100 Grade 2                                                                   |  |
|                                       | •       | -40    | -            | +125          | °C           | Automotive, AEC-Q100 Grade 1                                                                            |  |
|                                       |         | -55    | -            | +125          | °C           | Extended Temperature, AEC-Q100                                                                          |  |
|                                       |         | Sı     | ipply Voltag | ge and Curr   | ent Consun   | nption                                                                                                  |  |
| Supply Voltage                        | Vdd     | 1.62   | 1.8          | 1.98          | V            | All voltages between 2.25V and 3.63V including 2.5V, 2.8V, 3.0V                                         |  |
|                                       |         | 2.25   | -            | 3.63          | V            | and 3.3V are supported. Contact SiTime for 1.5V support                                                 |  |
| Current Consumption                   | ldd     | -      | 6            | 8             | mA           | No load condition, f = 125 MHz, Vdd = 2.25V to 3.63V                                                    |  |
|                                       |         | -      | 4.8          | 6             | mA           | No load condition, f = 125 MHz, Vdd = 1.62V to 1.98V                                                    |  |
|                                       |         |        | LVCMOS       | Output Ch     | aracteristic | s                                                                                                       |  |
| Duty Cycle                            | DC      | 45     | -            | 55            | %            |                                                                                                         |  |
| Rise/Fall Time                        | Tr, Tf  | _      | 1.5          | 3             | ns           | Vdd = 2.25V - 3.63V, 20% - 80%                                                                          |  |
|                                       |         | _      | 1.5          | 2.5           | ns           | Vdd = 1.8V, 20% - 80%                                                                                   |  |
| Output High Voltage                   | VOH     | 90%    | -            | -             | Vdd          | IOH = -4 mA (Vdd = 3.0V or 3.3V)<br>IOH = -3 mA (Vdd = 2.8V and Vdd = 2.5V)<br>IOH = -2 mA (Vdd = 1.8V) |  |
| Output Low Voltage                    | VOL     | -      | -            | 10%           | Vdd          | IOL = 4 mA (Vdd = 3.0V or 3.3V)<br>IOL = 3 mA (Vdd = 2.8V and Vdd = 2.5V)<br>IOL = 2 mA (Vdd = 1.8V)    |  |
|                                       |         |        | Inp          | ut Characte   | eristics     | -                                                                                                       |  |
| Input High Voltage                    | VIH     | 70%    | -            | _             | Vdd          | Pin 1, OE                                                                                               |  |
| Input Low Voltage                     | VIL     | _      | -            | 30%           | Vdd          | Pin 1, OE                                                                                               |  |
| Input Pull-up Impedence               | Z_in    | _      | 100          | _             | kΩ           | Pin 1, OE logic high or logic low                                                                       |  |
|                                       | •       |        | Startu       | p and Resu    | me Timing    |                                                                                                         |  |
| Startup Time                          | T_start | -      | -            | 5             | ms           | Measured from the time Vdd reaches its rated minimum value                                              |  |
| Enable/Disable Time                   | T_oe    | 1      | -            | 130           | ns           | f = 115.20 MHz. For other frequencies, T_oe = 100 ns + 3 * cycles                                       |  |
|                                       |         |        |              | Jitter        |              |                                                                                                         |  |
| RMS Period Jitter                     | T_jitt  | -      | 1.5          | 2.5           | ps           | f = 125 MHz, 2.25V to 3.63V                                                                             |  |
|                                       |         | -      | 1.8          | 3             | ps           | f = 125 MHz, 1.8V                                                                                       |  |
| RMS Phase Jitter (random)             | T_phj   | _      | 0.7          | _             | ps           | f = 125 MHz, Integration bandwidth = 900 kHz to 7.5 MHz                                                 |  |
|                                       |         | _      | 1.5          | _             | ps           | f = 125 MHz, Integration bandwidth = 12 kHz to 20 MHz                                                   |  |

#### Notes:


- 1. All electrical specifications in the above table are specified with 15 pF output load and for all Vdd(s) unless otherwise stated.
- 2. The typical value of any parameter in the Electrical Characteristics table is specified for the nominal value of the highest voltage option for that parameter and at 25 °C temperature.

SHENZHEN YIJIN ELECTRONICS CO: LTD TEL: 0755-27876565

18924600166 QQ: 857950243 http://www.vc-tcxo.com



#### **Dimensions and Patterns**



#### Notes:

13. Top marking: Y denotes manufacturing origin and XXXX denotes manufacturing lot number. The value of "Y" will depend on the assembly location of the device.

14. A capacitor value of 0.1 µF between Vdd and GND is required

**Table 13. Dimension Table** 

| Symbol | Min.      | Nom.  | Max. |  |  |  |  |
|--------|-----------|-------|------|--|--|--|--|
| А      | 0.90      | 1.25  | 1.45 |  |  |  |  |
| A1     | 0.00      | 0.05  | 0.15 |  |  |  |  |
| A2     | 0.90      | 1.10  | 1.30 |  |  |  |  |
| b      | 0.35      | 0.40  | 0.50 |  |  |  |  |
| С      | 0.08      | 0.15  | 0.20 |  |  |  |  |
| D      | 2.80      | 2.90  | 3.00 |  |  |  |  |
| E      | 2.60      | 2.80  | 3.00 |  |  |  |  |
| E1     | 1.50      | 1.625 | 1.75 |  |  |  |  |
| L      | 0.35      | 0.45  | 0.60 |  |  |  |  |
| L1     | 0.60 REF  |       |      |  |  |  |  |
| е      | 0.95 BSC. |       |      |  |  |  |  |
| e1     | 1.90 BSC. |       |      |  |  |  |  |
| α      | 0°        | 2.5°  | 8°   |  |  |  |  |

SHENZHEN YIJIN ELECTRONICS CO: LTD TEL: 0755-27876565

18924600166 QQ: 857950243 http://www.vc-tcxo.com