LV77D Series 2.5 V
LVDS Clock Oscillators

February 2016

Lead Free

- Pletronics' LV77D Series is a quartz crystal controlled precision square wave generator with an LVDS output.
- The package is designed for high density surface mount designs.
- Low cost mass produced oscillator.
- Tape and Reel or cut tape packaging is available.
- 5 x 7 mm LCC Ceramic Package
- Enable/Disable Function on pad 1
- Disable function includes low standby power mode
- Low Jitter
- 80 MHz ~ 325 MHz

Pletronics Inc. certifies this device is in accordance with the RoHS 6/6 (2011/65/EC) and WEEE (2002/96/EC) directives.

Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead, Mercury, PBB's, PBDE's
Weight of the Device: 0.16 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020D.1
Second Level Interconnect code: e4

Absolute Maximum Ratings:

Parameter	Unit
V_{CC} Supply Voltage	-0.5V to +5.0V
Vi Input Voltage	-0.5V to V_{CC} + 0.5V
Vo Output Voltage	-0.5V to V_{CC} + 0.5V

Thermal Characteristics

The maximum die or junction temperature is 155°C
The thermal resistance junction to board is 30 to 50°C/Watt depending on the solder pads, ground plane and construction of the PCB.

LV77D Series 2.5 V
LVDS Clock Oscillators

February 2016

Mechanical:



	Inches	mm
A	0.276 ±0.006	7.00 ±0.15
B	0.197 ±0.006	5.00 ±0.15
C	0.067 max	1.70 max
D[1]	0.038	0.96
E[1]	0.200	5.08
F[1]	0.004	0.10
G[1]	0.050	1.27
H[1]	0.055	1.40
I[1]	0.024	0.60
J[1]	0.004R	0.10R
K[1]	0.008R	0.20R

Contacts (pads):
Gold 11.8 to 39.4µinches (0.3 to 1.0µm)
over
Nickel 50 to 350µinches (1.27 to 8.89µm)

[1] Typical dimensions

Not to Scale

Pad	Function	Note
1	Output Enable/Disable	When this pad is not connected the oscillator shall operate. When this pad is <0.30 volts, the output will be inhibited (high impedance state.) Recommend connecting this pad to V_{CC} if the oscillator is to be always on.
2	No connect	There is no internal connection to this pad
3	Ground (GND)	
4	Output	The outputs must be terminated, 100 ohms between the outputs is the ideal termination.
5	Output*	
6	Supply Voltage (V_{CC})	Recommend connecting appropriate power supply bypass capacitors as close as possible.

Lead Free

Layout and application information

Recommend connecting Pad 1 and Pad 2 together to permit the design to accept Enable/Disable on both input pads

For Optimum Jitter Performance, Pletronics recommends:
- a ground plane under the device
- no large transient signals (both current and voltage) should be routed under the device
- do not layout near a large magnetic field such as a high frequency switching power supply
- do not place near piezoelectric buzzers or mechanical fans.