

### LV55D Series 2.5 V LVDS Clock Oscillators



- Pletronics' LV55D Series is a quartz crystal controlled precision square wave generator with an LVDS output.
- The package is designed for high density surface mount designs.
- Low cost mass produced oscillator.
- Tape and Reel or cut tape packaging is available.
- 3.2 x 5 mm LCC Ceramic Package
- Enable/Disable Function on pad 1
- Disable function includes low standby power mode
- Low Jitter

# Pletronics Inc. certifies this device is in accordance with the RoHS 6/6 (2011/65/EC) and WEEE (2002/96/EC) directives.

Pletronics Inc. guarantees the device does not contain the following: Cadmium, Hexavalent Chromium, Lead, Mercury, PBB's, PBDE's Weight of the Device: 0.09 grams Moisture Sensitivity Level: 1 As defined in J-STD-020C Second Level Interconnect code: e4

#### **Absolute Maximum Ratings:**

Parameter	Unit
V <sub>cc</sub> Supply Voltage	-0.5V to +5.0V
Vi Input Voltage	-0.5V to V <sub>CC</sub> + 0.5V
Vo Output Voltage	-0.5V to V <sub>CC</sub> + 0.5V

#### **Thermal Characteristics**

The maximum die or junction temperature is 155°C The thermal resistance junction to board is 45 to 65°C/Watt depending on the solder pads, ground plane and construction of the PCB.

SHENZHEN YIJIN ELECTRONICS CO: LTD TEL: 0755-27876565

18924600166 QQ: 857950243 <u>http://www.vc-tcxo.com</u>



## LV55D Series 2.5 V LVDS Clock Oscillators

0.004R

0.008R


 $K^1$ 

0.10R

0.20R

February 2016

#### **Mechanical:**



**Contacts:** Gold 11.8 to 29.4 µinches (0.3 to 1.0 µm) over Nickel 50 to 350 µinches (1.27 to 8.89 µm) <sup>1</sup> Typical dimensions

Not to Scale

Pad	Function	Note
1	Output Enable/Disable	When this pad is not connected the oscillator shall operate. When this pad is <0.30 volts, the output will be inhibited (high impedance state.) Recommend connecting this pad to $V_{cc}$ if the oscillator is to be always on.
2	No connect	There is no internal connection to this pad
3	Ground (GND)	
4	Output	The outputs must be terminated, 100 ohms between the outputs is the ideal termination.
5	Output*	
6	Supply Voltage (V <sub>cc</sub> )	Recommend connecting appropriate power supply bypass capacitors as close as possible.

#### Layout and application information

Recommend connecting Pad 1 and Pad 2 together to permit the design to accept Enable/Disable on both input pads

For Optimum Jitter Performance, Pletronics recommends:

- a ground plane under the device
- no large transient signals (both current and voltage) should be routed under the device
- do not layout near a large magnetic field such as a high frequency switching power supply
- do not place near piezoelectric buzzers or mechanical fans.

SHENZHEN YIJIN ELECTRONICS CO: LTD TEL: 0755-27876565

http://www.vc-tcxo.com 18924600166 QQ: 857950243